
File Edit Project Simulate FPGA Window Help
main of Untitled · Logisim-evolution v4.1.0 [UNSAVED]
Design Simulate
NAND Gate
NOR Gate
XOR Gate
XNOR Gate
Odd Parity
Even Parity
Controlled Buffer
Controlled Inverter
PLA
Plexers
Arithmetic
Floating Point Arithmetic
Properties State
Pin (120,200)
FPGA supported Supported
Facing → East
Type Input
Data Bits 1
Behavior Simple
Label Required for HDL
Label Location ← West
Label Font SansSerif Bold 16
Radix Binary
×0.8
Auto ×½ ×1 ×2


File Edit Project Simulate FPGA Window Help
main of Untitled · Logisim-evolution v4.1.0 [UNSAVED]
Design Simulate
NAND Gate
NOR Gate
XOR Gate
XNOR Gate
Odd Parity
Even Parity
Controlled Buffer
Controlled Inverter
PLA
Plexers
Arithmetic
Floating Point Arithmetic
Properties State
Pin (120,240)
FPGA supported Supported
Facing → East
Type Input
Data Bits 1
Behavior Simple
Label Required for HDL
Label Location ← West
Label Font SansSerif Bold 16
Radix Binary
×0.8
Auto ×½ ×1 ×2